Jump to content

COL821

From IITD Wiki
Revision as of 16:26, 14 April 2026 by DevanshKandpal (talk | contribs) (Bot: wrap bare course codes in wikilinks)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
COL821
Reconfigurable Computing
Credits 3
Structure 3-0-0
Pre-requisites COL719
Overlaps

COL821 : Reconfigurable Computing

FPGA architectures, CAD for FPGAs: overview, LUT mapping, timing analysis, placement and routing, Reconfigurable devices - from fine-grained to coarse-grained devices, Reconfiguration modes and multi-context devices, Dynamic reconfiguration, Compilation from high level languages, System level design for reconfigurable systems: heuristic temporal partitioning and ILP-based temporal partitioning, Behavioral synthesis, Reconfigurable example systems' tool chains. Courses of Study 2024-2025 Computer Science and Engineering 167